Chevron Left
Retour à VLSI CAD Part II: Layout

Avis et commentaires pour d'étudiants pour VLSI CAD Part II: Layout par Université de l'Illinois à Urbana-Champaign

4.8
étoiles
267 évaluations

À propos du cours

You should complete the VLSI CAD Part I: Logic course before beginning this course. A modern VLSI chip is a remarkably complex beast: billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks). How do people manage to design these complicated chips? Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing. Recommended Background: Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms). An understanding of basic digital design: Boolean algebra, Kmaps, gates and flip flops, finite state machine design. Linear algebra and calculus at the level of a junior or senior in engineering. Elementary knowledge of RC linear circuits (at the level of an introductory physics class)....

Meilleurs avis

SK

13 juil. 2021

Very well curated course! It is exhaustive in terms of the invigorating assignments and the lucid explanations help satiate the curiosity about the journey from Logic->Layout in VLSI.

NS

15 juin 2020

This course is good for anyone who wants himself in the EDA industry. The teacher is very passionate and engaging, the content is thorough and well prepared.

Filtrer par :

1 - 25 sur 50 Avis pour VLSI CAD Part II: Layout

par Divyang T

7 juil. 2019

par Mohammad H

1 sept. 2018

par Venkata K M

13 août 2020

par shant C

27 mai 2020

par Robin M

29 déc. 2018

par Mahesh J

1 janv. 2021

par Gaurav K

2 mai 2021

par Shanvi K

14 juil. 2021

par Naman S

16 juin 2020

par Mythili M

14 mai 2020

par Gourav S

24 avr. 2020

par girisubash a

1 nov. 2022

par Chang-Hun K

18 mars 2021

par Azwad T

14 juin 2020

par Vincent T R

30 mai 2020

par kanishk j

30 juil. 2019

par Sujoy M

19 juin 2020

par Gopu v

21 août 2022

par SANATH K T

22 juin 2020

par Devansh S

23 sept. 2019

par Akash L

21 oct. 2018

par Md. F K

3 août 2019

par Yash R

27 juin 2020

par Shaanvi M

11 mars 2019

par Ramakrishna

15 oct. 2020