Coursera
Catalogue
  • Parcourir
  • Rechercher
  • For Enterprise
  • Connexion
  • S'inscrire

VLSI CAD Part II: Layout

Vue d'ensembleProgramme de coursFAQCréateursTarificationNotation et examens

Page d'accueilInformatiqueAlgorithmes

VLSI CAD Part II: Layout

Université de l'Illinois à Urbana-Champaign

À propos de ce cours : You should complete the VLSI CAD Part I: Logic course before beginning this course. A modern VLSI chip is a remarkably complex beast: billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks). How do people manage to design these complicated chips? Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing. Recommended Background: Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms). An understanding of basic digital design: Boolean algebra, Kmaps, gates and flip flops, finite state machine design. Linear algebra and calculus at the level of a junior or senior in engineering. Elementary knowledge of RC linear circuits (at the level of an introductory physics class).

Les destinataires de ce cours : You should be taking this course if (1) you are interested in building VLSI design tools; (2) you are interested in designing VLSI chips, and you want to know why the tools do what they do; (3) you just like cool algorithms, that work on big cool problems that involve bits, and gates, and geometry, and graphs, and matrices, and time, etc.


Créé par :  Université de l'Illinois à Urbana-Champaign
Université de l'Illinois à Urbana-Champaign

  • Rob A. Rutenbar

    Enseigné par :  Rob A. Rutenbar, Adjunct Professor

    Department of Computer Science
NiveauIntermediate
Langue
English
Comment réussirRéussissez tous les devoirs notés pour terminer le cours.
Notes des utilisateurs
4.9 étoiles
Note moyenne des utilisateurs 4.9Voir ce que disent les étudiants
Programme de cours
SEMAINE 1
Orientation
In this module you will become familiar with the course and our learning environment. The orientation will also help you obtain the technical skills required for the course.
2 vidéos, 2 lectures, 1 quiz pour s'exercer
  1. Vidéo: Welcome and Introduction
  2. Leitura: Syllabus
  3. Teste para praticar: Demographics Survey
  4. Leitura: Tools For This Course
  5. Vidéo: Two Tools Tutorial
ASIC Placement
In this second part of our course, we will talk about geometry. We will begin with an overview of the ASIC layout process, and discuss the role of technology libraries, tech mapping (a topic we delay until the following week, to let those who want to do the Placer programming assignment have more time), and placement and routing. In this set of lectures, we focus on the placement process itself: you have a million gates from the result of synthesis and map, so, where do they go? This process is called “placement”, and we describe an iterative method, and a mathematical optimization method, that can each do very large placement tasks.
9 vidéos, 2 lectures
  1. Leitura: Week 1 Overview
  2. Vidéo: Basics
  3. Vidéo: Wirelength Estimation
  4. Vidéo: Simple Iterative Improvement Placement
  5. Vidéo: Iterative Improvement with Hill Climbing
  6. Vidéo: Simulated Annealing Placement
  7. Vidéo: Analytical Placement: Quadratic Wirelength Model
  8. Vidéo: Analytical Placement: Quadratic Placement
  9. Vidéo: Analytical Placement: Recursive Partitioning
  10. Vidéo: Analytical Placement: Recursive Partitioning Example
  11. Leitura: Week 1 Assignments
SEMAINE 2
Technology Mapping
Technology Mapping! We omitted one critical step between logic and layout, the process of translating the output of synthesis -- which is NOT real gates in your technology library -- into real logic gates. The Tech Mapper performs this important step, and it is a surprisingly elegant algorithm involving recursive covering of a tree. Another place where knowing some practical computer science comes to the rescue in VLSI CAD.
6 vidéos, 2 lectures
  1. Leitura: Week 2 Overview
  2. Vidéo: Technology Mapping Basics
  3. Vidéo: Technology Mapping as Tree Covering
  4. Vidéo: Technology Mapping—Tree-ifying the Netlist
  5. Vidéo: Technology Mapping—Recursive Matching
  6. Vidéo: Technology Mapping—Minimum Cost Covering
  7. Vidéo: Technology Mapping—Detailed Covering Example
  8. Leitura: Week 2 Assignments
Noté: Problem Set #1
Noté: Programming Assignment #3: Placer
SEMAINE 3
ASIC Routing
Routing! You put a few million gates on the surface of the chip in some sensible way. What's next? Create the wires to connect them. We focus on Maze Routing, which is a classical and powerful technique with the virtue that one can "add" much sophisticated functionality on top of a rather simple core algorithm. This is also the topic for final (optional) programming assignment. Yes, if you choose, you get to route pieces of the industrial benchmarks we had you place in the placer software assignment.
9 vidéos, 2 lectures
  1. Leitura: Week 3 Overview
  2. Vidéo: Routing Basics
  3. Vidéo: Maze Routing: 2-Point Nets in 1 Layer
  4. Vidéo: Maze Routing: Multi-Point Nets
  5. Vidéo: Maze Routing: Multi-Layer Routing
  6. Vidéo: Maze Routing: Non-Uniform Grid Costs
  7. Vidéo: Implementation Mechanics: How Expansion Works
  8. Vidéo: Implementation Mechanics: Data Structures & Constraints
  9. Vidéo: Implementation Mechanics: Depth First Search
  10. Vidéo: From Detailed Routing to Global Routing
  11. Leitura: Week 3 Assignments
Noté: Problem Set #2
SEMAINE 4
Timing Analysis
You synthesized it. You mapped it. You placed it. You routed it. Now what? HOW FAST DOES IT GO? Oh, we need some new models, to talk about how TIMING works. Delay through logic gates and big networks of gates. New numbers to understand: ATs, RATs, SLACKS, etc. And some electrical details (minimal) to figure out how delays happen through the physical geometry of physical routed wires. All together this is the stuff of Static Timing Analysis (STA), which is a huge and important final "sign off" step in real ASIC design.
8 vidéos, 2 lectures
  1. Leitura: Week 4 Overview
  2. Vidéo: Basics
  3. Vidéo: Logic-Level Timing: Basic Assumptions & Models
  4. Vidéo: Logic-Level Timing: STA Delay Graph, ATs, RATs, and Slacks
  5. Vidéo: Logic-Level Timing: A Detailed Example and the Role of Slack
  6. Vidéo: Logic-Level Timing: Computing ATs, RATs, Slacks, and Worst Paths
  7. Vidéo: Interconnect Timing: Electrical Models of Wire Delay
  8. Vidéo: Interconnect Timing: The Elmore Delay Model
  9. Vidéo: Interconnect Timing: Elmore Delay Examples
  10. Leitura: Week 4 Assignments
Noté: Problem Set #3
Noté: Programming Assignment #4: Router
SEMAINE 5
Final Exam
There is no new content this week. Instead, you should focus on finishing the last problem set and completing the Final Exam.
1 quiz pour s'exercer
  1. Teste para praticar: End of Course Survey
Noté: Problem Set #4
Noté: Final Exam

FAQ
Comment cela fonctionne
Trabalho
Trabalho

Cada curso é como um livro didático interativo, com vídeos pré-gravados, testes e projetos.

Ajuda dos seus colegas
Ajuda dos seus colegas

Conecte-se com milhares de outros aprendizes, debata ideias, discuta sobre os materiais do curso e obtenha ajuda para dominar conceitos.

Certificados
Certificados

Obtenha reconhecimento oficial pelo seu trabalho e compartilhe seu sucesso com amigos, colegas e empregadores.

Créateurs
Université de l'Illinois à Urbana-Champaign
The University of Illinois at Urbana-Champaign is a world leader in research, teaching and public engagement, distinguished by the breadth of its programs, broad academic excellence, and internationally renowned faculty and alumni. Illinois serves the world by creating knowledge, preparing students for lives of impact, and finding solutions to critical societal needs.
Tarification
Acheter le cours
Accéder au contenu du cours

Disponible

Accéder au contenu noté

Disponible

Recevoir une Note Finale

Disponible

Obtenir un Certificat de Cours partageable

Disponible

Notation et examens
Note moyenne 4.9 sur 5 sur 16 notes

BK

Amazing!!!



Vous aimerez peut-être aussi
EIT Digital
System Validation (2): Model process behaviour
1 cours
EIT Digital
System Validation (2): Model process behaviour
Voir le cours
EIT Digital
System Validation (3): Requirements by modal formulas
1 cours
EIT Digital
System Validation (3): Requirements by modal formulas
Voir le cours
EIT Digital
System Validation (4): Modelling Software, Protocols, and other behaviour
1 cours
EIT Digital
System Validation (4): Modelling Software, Protocols, and other behaviour
Voir le cours
EIT Digital
System Validation: Automata and behavioural equivalences
1 cours
EIT Digital
System Validation: Automata and behavioural equivalences
Voir le cours
University of Colorado Boulder
Converter Control
1 cours
University of Colorado Boulder
Converter Control
Voir le cours
Coursera
Coursera propose un accès universel à la meilleure formation au monde, en partenariat avec des universités et des organisations du plus haut niveau, pour proposer des cours en ligne.
© 2018 Coursera Inc. Tous droits réservés.
Télécharger dans l'App StoreDisponible sur Google Play
  • Coursera
  • À propos
  • Direction
  • Carrières
  • Catalogue
  • Certificats
  • Diplômes
  • pour l'entreprise
  • For Government
  • Communauté
  • partenaires
  • Mentors
  • Traducteurs
  • Développeurs
  • Testeurs bêta
  • Se connecter
  • Blog
  • Facebook
  • LinkedIn
  • Twitter
  • Google+
  • Blog Tech
  • Plus
  • Conditions
  • Confidentialité
  • Aide
  • Accessibilité
  • Presse
  • Contact
  • Répertoire
  • Filiales